

#11 11 18


Title: METHOD OF
MANUFACTURING
SEMICONDUCTOR DEVICES
Inventor(s): Sumio OGAWA et al.



Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES

Inventor(s): Sumio OGAWA et al. Docket No.: 088941-0203





Docket No.: 088941-0203

FIG 4

				·					
MANUFACTURING MANUFACTURING MANUFACTURING TIME AND DATE MACHINE NO. CONDITION	5021	4791	• • •	5021	4791		•••		
O NG	H5	L3		9	[7]				
E E	8	8.		8	S.				
MANUFAC	MACHINE NO. H5	MACHINE NO. L3	•••	MACHINE NO. H6	MACHINE NO. L7	***		•••	
E E	=								1
TUR D DA	101	102		101	102				
UFAC E AN	20000101	20000102	•••	20000101	20000102	•••	•••	•••	
MAN	7	7		2	2				
STEP NAME	STEP A	STEP B		STEP A	В С				
SA	STE	STE	•••	STE	STEP B	• • •	•••	•••	
WAFER					7				
WAF		WO1			W02		•••	•••	
ER.	030					•			
LOT NUMBER	95-3030							•••	
	CB3			-					
PRODUCT NAME	UPD123								
PR0 ▼	JAN								

ŧμ

Title: METHOD OF
MANUFACTURING
SEMICONDUCTOR DEVICES
Inventor(s): Sumio OGAWA et al.

Docket No.: 088941-0203

FIG.

RODUCT	LOT NIMRER	PRODUCT LOT WAFER CHIP	CHIP	TEST	TEST TIME	TEST TIME TEST MACHINE	TEST TEST JUDGMENT	TEST	JUDGMENT
NAME	ייסיייטרו	I A CILLO	NOMBEN		AND DAIE	NOMBEK	CONDITION	RESULT	RESULT
				ITEM A	20000103	ITEM A 20000103 MACHINE NO. T4	7252	28	
			co6, 31	ITEM B	20000103	CO6, 31 ITEM B 20000103 MACHINE NO. T4	5834	PASS	PASS
UPD123	CB95				• • •	•••	• • •		
	-3030	W01		ITEM A	20000103	ITEM A 20000103 MACHINE NO. T4	7252	34	
			c06, 32	ITEM B	20000103	CO6, 32 ITEM B 20000103 MACHINE NO. T4	5834	FAIL	FAIL
					• • •	•••	•••		
			•••	•••	•••	•••	•••	ļ	•••
•••	•••		•••	•••		•••			
			·	7					•

----WAFER CHIP INFORMATION

Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES

Inventor(s): Sumio OGAWA et al. Docket No.: 088941-0203

FIG. 6A





FIG. 6B



Docket No.: 088941-0203

FIG

I —	T			Т			т	τ
JUDGMENT RESULT		FAIL			PASS		•••	•••
TEST RESULT	27	FAIL		26	PASS			
TEST TEST TEST MACHINE CONDITION RESULT NUMBER	7251	5832	•••	7251	5832	•••		•••
TEST MACHINE NUMBER	MACHINE NO. H2	MACHINE NO. H2	•••	MACHINE NO. H2	MACHINE NO. H2	•••	•••	•••
TEST TIME AND DATE	TEM 20000107 MACHINE K NO. H2	ITEM 20000107 MACHINE L NO. H2	•••	ITEM 20000107 MACHINE K NO. H2	TEM 20000107 MACHINE L NO. H2	•••	•••	•••
TEST	ITEM K	ITEM L	•••	I TEM K	I TEM		•••	•••
CHIP SAMPLE TEST NUMBER ITEM		000					•••	
CHIP		006, 31			ı		•••	•••
WAFER	W01						•••	
PRODUCT LOT ASSEMBLY NUMBER NUMBER	CB95 -3030 35ER-008						•••	
LOT NUMBER								•••
PRODUCT NAME			UPD123					•••

ASSEMBLY TEST INFORMATION ASSEMBLY CHIP INFORMATION

ng produce and

Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES Inventor(s): Sumio OGAWA et al.





FIG. 9


PATTERN WHEN PROCESSING SOLVENT RES	IPROVEMENT EA
IS COATED ON ROTATING COA	0107
INCONSISTENT, AND HENCE DEF	ATING VICE G FILM POSITING VICE
WHEN A PLURALITY OF CHIPS IS EXPOSED AT THE SAME TIME IN RETICLE, IF A PART OF RETICLE IS DEFECTIVE, FAILURES OCCUR AT A SPECIFIC LOCATION IN EACH EXPOSURE.	TICLE
PROCESSING LIQUID, DIFFERENCE IN PROCESSING TIME OCCURS BETWEEN UPPER AND LOWER PART OF THE WAFER, AND DEV	T ETCHING VICE TEP TCH TYPE EANING VICE TEP
D THE PERIPHERY OF THE PRO	ASMA DCESSING VICE
	•

FIG.10



1) !

Title: METHOD OF
MANUFACTURING
SEMICONDUCTOR DEVICES
Inventor(s): Sumio OGAWA et al.



9 pr = 12 - 10

Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES

Inventor(s): Sumio OGAWA et al. Docket No.: 088941-0203

RI 	R4	NO. ("WXXO1")];[;VREF FUSE NO. (FY101")];VREF FUSE NO. (FY102")];	NO. ("CA001") ; ;ROW FUSE NO. ("FB101") ;;ROW FUSE NO. ("FB102") ;	USE NO. ("FC101") [; COL FUSE NO. ("FC102") ; R7	1002") : :ROW FUSE NO. ("FB201") ;	USE NO. ("FC201") ;COL FUSE NO. ("FC202") R13	ON DELIMITER OF WAFER INFORMATION ("/E") R16 R19	R17~\ :WAFER NO. ("WXX02") : :VREF FUSE NO. (FY201") ;VREF FUSE NO. (FY202") :	: :ROW FUSE NO. ("FD101") ;ROW	("FE101") ; ;COL FUSE NO. ("FE10	ON DELIMITER OF WAFER INFORMATION ("/E") ;	R25
AME	_	R3 ; WAFER NO. ("WXX01")	R6 ; CHIP NO. ("CA001")	R9 ; COL FUSE NO. ("F	R11: ; CHIP NO. ("CA00;	R14~-}; COL FUSE NO. '("F	TERMINATION	R17: WAFER NO. ("WXXO	R20 ; CHIP NO. ("CB101")	R23~\ ;COL FUSE NO. ("F	TERMINATION	

Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES Inventor(s): Sumio OGAWA et al.




FIG. 14

ROW FUSE FIRST NO. ("F101". GR1) R51
ROW FUSE FIRST NO. ("F109". GR2)
•
•
•
COL FUSE FIRST NO. ("F501". GL1) R61
COL FUSE FIRST NO. ("F509". GL2) R62
h


Docket No.: 088941-0203

FIG. 15

```
PRODUCT NAME
LOT NAME ("LOT NO", CB95-3030)
WAFER NO. ("W0001")
VREF FUSE NO. ("FY101")
VREF FUSE NO.
                ("FY102")
           ("CA001")
CHIP NO.
ROW FUSE NO.
               ("F101")
ROW FUSE NO.
               ("F103")
ROW FUSE NO.
                "F106")
ROW FUSE NO.
               ("F108")
ROW FUSE NO.
               ("F110")
ROW FUSE NO.
               ("F113")
               ("F114")
ROW FUSE NO.
ROW FUSE NO.
               ("F115")
COL FUSE NO.
               ("F501")
COL FUSE NO.
               ("F503")
COL FUSE NO.
                ("F506")
COL FUSE NO.
                ("F507")
COL FUSE NO.
                "F509")
COL FUSE NO.
               ("F512")
COL FUSE NO.
               ("F514")
COL FUSE NO.
               ("F516")
```

TERMINATION DELIMITER OF WAFER INFORMATION ("/E")


FIG. 16




n it is

41

Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES Inventor(s): Sumio OGAWA et al.





Docket No.: 088941-0203

FIG. 19

X-Redundancy RoLL C


FUSE	REDUNDANCY	ADDRESS
F101 ~F108	3	R301
F109~F116	Α	R302
F117~F124	UNUSE	R303


Y-Redundancy RoLL C

FUSE	REDUNDANCY ADDRESS
F501 ~F508	A R351
F509 ~F516	1
F517 ~F524	UNUSE

FIG. 20

R401	R40	2 R4	03 R4(04 R5	05
WAFER LOT	STEP :	ASSEMBLY LOT NO	WAFER NO	CHIP NO	SAMPLE NO
CB95-3	030]	35er008	`(W01)	C06, 31	`[]]
CB95-3	030	35er008	W01	C06, 32	2
•		•	•	•	•
•		•	•	•	•





Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES

Inventor(s): Sumio OGAWA et al. Docket No.: 088941-0203

FIG. 23





FIG. 24



Docket No.: 088941-0203




FIG. 26





FIG. 27



4) 1 1 1 1 1